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Abstract— Fowler–Nordheim (FN) tunnel current and oxide
reliability of PMOS capacitors with a p+ polycrystalline silicon
(poly-Si) and polycrystalline germanium-silicon (poly-Ge0:3Si0:7)
gate on 5.6-nm thick gate oxides have been compared. It is
shown that the FN current depends on the gate material and
the bias polarity. The tunneling barrier heights, B , have been
determined from FN-plots. The larger barrier height for negative
bias, compared to positive bias, suggests that electron injection
takes place from the valence band of the gate. This barrier height
for the GeSi gate is 0.4 eV lower than for the Si gate due to the
higher valence band edge position. Charge-to-breakdown (Qbd)
measurements show improved oxide reliability of the GeSi gate on
of PMOS capacitors with 5.6 nm thick gate oxide. We confirm that
workfunction engineering in deepsubmicron MOS technologies
using poly-GeSi gates is possible without limiting effects of the
gate currents and oxide reliability.
Index Terms— Deep-submicron MOS technology, GeSi,
Fowler–Nordheim, oxide reliability, valence band tunneling.
I. INTRODUCTION
THE reduction of gate oxide thickness with downscalingCMOS technologies leads to increasing oxide fields.
Thus Fowler–Nordheim (FN) induced oxide degradation is
an important issue. In deep-submicron CMOS technology p
polysilicon gates are usually used for PMOS devices. BF
doped poly-GeSi gates have been investigated recently because
of the possibility to manipulate the workfunction by changing
the Ge mole fraction [1], [2] and the compatibility to Si
processing. However, little is known about the effects of
this novel gate material on the FN tunnel currents and oxide
reliability using thin gate oxides.
In this paper we compare BF doped poly-GeSi and poly-Si
gate material grown on 5.6 nm thick gate oxide. FN currents
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Fig. 1. Current–voltage characteristics for MOS capacitors with a 2 1015
cm 2 BF+2 doped poly-Si and poly-Ge0:3Si0:7 gate after an anneal of 30 m
at 850 C.
of p gated MOS capacitors with both positive and negative
injection voltages and results were studied. We show
that because of the smaller bandgap of GeSi the onset of
conduction takes place at lower absolute values for the gate
voltages. For negative gate voltages, the tunneling mechanism
is not completely understood and might be the result of
valence band tunneling [3]. There are no electrons in the
conduction band and substrate hole tunneling is improbable.
The tunnel barrier height for gate injection will then be
larger than for substrate injection where electrons tunnel from
the conduction band. The effect of the Ge presence at the
gate/SiO interface has been studied by means of statistical
measurements.
II. EXPERIMENTAL
MOS capacitors were fabricated on n-type Si(100) sub-
strates with a resistivity of -cm. Undoped poly-Si or
-Ge Si was deposited in an LPCVD system on gate oxide
with a thickness of 5.6 nm as determined with ellipsometry.
The gate oxide recipe was based on a standard thermal oxide
from a 0.25 m CMOS process [4]. The 200-nm thick gate was
implanted with cm BF at 20 keV and activated
for 30 m at 850 C in N ambient. For Si and GeSi gates,
the gate depletion was acceptable (9 and 8.5%, respectively,
determined from – measurements at 2 V) and negligible
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Fig. 2. Schematic overview of oxide breakdown due to valence band tun-
neling from p+ poly gates.
Fig. 3. Fowler–Nordheim plot of MOS capacitors with a poly-Si and
poly-GeSi at positive and negative gate biases.
fluorine enhanced boron diffusion through the SiO layer was
observed.
III. RESULTS AND DISCUSSION
The FN current of p poly MOS capacitors with 5.6 nm
gate oxide thickness for Si and GeSi gates is shown in Fig. 1
under positive and negative gate voltages, with illuminated
samples. At positive bias, the GeSi gated samples show the
onset of conduction 0.15 V earlier than the Si samples because
of the difference in flatband voltage, . At negative gate bias
the onset of conduction is 0.35 V earlier for poly-GeSi gates.
This shift cannot be accounted for by a slightly larger poly-
Si gate depletion, but is due to the difference in valence band
edge position since injection takes place from the valence band
instead of the conduction band as will be shown below [3].
Although the onset of conduction is earlier for poly-GeSi gate
material, the used 5.6 nm thick gate oxide provides good isolat-
ing properties for (sub) 0.25 m CMOS technology. In Fig. 2
a schematic picture of the tunneling mechanism is shown indi-
cating that the barrier heights for gate injection will be smaller
for a poly-GeSi gate because of the smaller valence band
energy. The energy barrier heights, , were determined from
FN-characteristics plotting versus . To calculate the
exact oxide field the flatband voltage and mono-Si voltage
Fig. 4. Weibull distributions of capacitors with a poly-Si or poly-Ge0:3Si0:7
gate. A constant current density of J = 5 mA/cm2 was applied to 50
capacitors with an area of 6:4  103 cm 3.
drop were taken into account. The depletion approximation [5]
has been used to correct for poly depletion. In Fig. 3 the FN
characteristics are shown for both gate materials at positive and
negative gate voltages. It is obvious that the curves at negative
gate biases are significantly steeper than for positive gate volt-
ages. The energy barrier heights for positive voltages are
eV for poly-Si and poly-Ge Si gate material. With this
method the barrier height can be determined up to a 0.1 eV
accuracy. For negative gate voltages the barrier heights for the
two materials are different, eV for GeSi and
eV for the Si gate. The larger barrier heights for poly-
Si gates at negative bias compared to poly-Ge Si gates is
also observed for gate oxide thickness’ in the range of 6.8–10.4
nm. In comparison, NMOS capacitors with As doped gates
on 5.6 nm thick gate oxide resulted for both Si and GeSi gates
in a measured barrier height of eV for substrate
and gate injection, as was expected since the conduction
band edge positions of Si and GeSi are almost equal. These
results strongly suggest that the assumed carrier valence band
tunneling model for negative biased p type gates is correct.
To investigate the gate oxide reliability, charge-to-
breakdown measurements were performed on capacitors
annealed for 30 m at 850 C. In Fig. 4 the Weibull
distributions are shown for 50 capacitors under negative
gate bias, i.e., electron injection from the gate. A constant
current stress with a current density of mA/cm was
used. The area of each of the capacitors was
cm . An average value of 1 C/cm is acceptable
considering the relatively large size of the capacitors. The
distribution for the GeSi gates shows a slightly higher
which can be attributed to reduced boron incorporation in the
5.6 nm thick gate oxide, caused by the reduced diffusivity
of boron in polycrystalline GeSi [6]. For samples annealed
at a lower thermal budget we found the to increase by
a factor of approximately three [7]. For these samples the
slope of the Weibull distribution of both gate materials is
the same. This indicated that the difference between Si and
GeSi gates is caused by a difference in boron penetration. It
also appears that Ge present at the gate/gateoxide interface
does not degrade the oxide quality. For positive gate bias the
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average values for Si and GeSi are C/cm . For
substrate injection the for GeSi gates is again slightly
better than for Si gates.
IV. CONCLUSIONS
Tunnel currents and oxide reliability of p doped poly-
GeSi gate material have been studied and compared with
poly-Si gates. It was found that PMOS capacitors with BF
doped (Si or GeSi) gates on 5.6 nm thick gate oxide show a
larger oxide barrier height for gate injection than for substrate
injection. The increase of the oxide barrier is caused by
electron tunneling from the valence band and is approximately
equal to the bandgap of the gate material. For Si gate material
increases from 3.1 eV at positive gate voltages to 4.4 eV
at negative voltages. For GeSi gates the increase is smaller,
from to 4.0 eV, because of the smaller valence band
edge energy level of GeSi gate material. This means that for
BF doped poly-Si or polyGeSi gates the onset of conduction
is always as good as or better than for n doped gates.
Although GeSi gated samples start conducting earlier, they
still have good isolating properties for deep submicron CMOS
applications. Charge-to-breakdown measurements indicate that
the gate oxide breakdown behavior is similar or even better
for GeSi than for Si gates. The Ge at SiO interface does not
degrade the oxide quality. The effects of boron and fluorine
are the same for poly-Si and poly-GeSi gates. Hence the
difference in workfunction can be exploited without problems
with the gate oxide reliability or increase on the tunneling
currents.
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